The MMU on the processor chip has to translate virtual addresses for every process and needs the information in each process's page table do so.

There isn't enough room on the chip to store each process table of every processes.

This is a typical problem that calls for using a cache.

The cache for the MMU will contain a portion of the page table for the currently executing process.

This cache is traditionally called the TLB - translation lookaside buffer.